38
2.6
Rin r:t !nstraksi
Kontrol dari
Proses<Jr dengan Arsitektur RISC
B,J/C
J/C
B,J/C
B
3EQ,
PA-Rl!SC
2.0
V9
BR_Z,
BPcc
(<,
1<,
>,
ENE,
CO!:'..E I
BC
>t
<=r
<=
'
>"'-',
{<r
>,
COl'-!IB
:::tot=:
<=,
>=}
>=I
FB ..
(<,
>;
<=,
BC1T,
BC1!"
FS7WX fO;
LDW
t;
BB
t
register
J,
JR
BL rD,
BDR
rO
BSR
BL, BLE
BL,
B:A,
BC.::.,RL
1
BCCTRL
SIR
.i<.eturn
ftcm
interrupt
CALIJ PAL
REI
RFI
DO '"E
1
RETRY,
R:.::::'\..;"3.N
"';,fi,,
--
Prosesor de11gan
Arsitektur RISC
. " -4lil;i;,('
..-4lil;i;,('
'"'"'·UU'
-
li.o
IV9
in
.
wit.c'lvalue
.c31
ro
· nrrce)
rC
I
rO
0.ddri "'
r>
,u,
··'"''
(any)
r31
1
J.nk
("n .-i n1)
r31
SLL
>.L
LDQ_u
rO,
OR rG,
YCr
ORI
fJ
SETHI
·r
31,.-
'
-
-
rOr
::D
---o, o
-oC
 |